| MCIMX6G2CVM05AB |
|
32 KB level 1 instruction cache; kernel: Cortex-A7; universal interrupt controller supporting 128 interruptions; 128 KB unified I / D level 2 cache |
| Home | About Us | SERVICES | News | Products | Quality Control | Contact Us | ||
|
||||||||