32 KB level 1 instruction cache; kernel: Cortex-A7; universal interrupt controller supporting 128 interruptions; 128 KB unified I / D level 2 cache